Scaling Up Modulo Scheduling for High-Level Synthesis
نویسندگان
چکیده
منابع مشابه
Genetic Scheduling Algorithm for High-Level Synthesis
High-level synthesis (HLS) aims at constructing the optimal hardware or software structure from a given high-level speci cation. This process involves a number of optimization steps, from which scheduling is the most crucial one, concerning both the running time of the process and the quality of the found solution. In this paper, we present a genetic algorithm for the scheduling problem in HLS....
متن کاملScheduling Strategies in High-Level Synthesis
T/ie paper describes objcctives of high-level synthesis. It concentrates on operation scheduling strategies and thc interaction with the resource allocation. Some transformational and iterative/constructive scheduling algorithms are described. Moreover, a new scheduling/alhcation approach is prcsented and compared with other known algorithms. Finally, some open problems of the high-levcl synthe...
متن کاملTighter Lower Bounds for Scheduling Problems in High-level Synthesis
This paper presents new results on lower bounds for the scheduling problem in high-level synthesis. While several techniques exist for lower bound estimation, comparisons among the techniques have been experimental with few guarantees on the quality of the bounds. In this paper, we present new bounds and a theoretical comparison of these with existing bounds. For the resource-constrained schedu...
متن کاملFAMOS: an efficient scheduling algorithm for high-level synthesis
This paper describes a new iterative improvement scheduling algorithm called FAMOS for the high-level synthesis of digital systems. The algorithm is based on Kernighan and Lin’s move acceptance strategy and various selection functions defined to represent the cost of hardware resources such as functional units and registers. As demonstrated in experiments, a main feature of the algorithm is tha...
متن کاملInterconnect-Aware Scheduling and Resource Allocation for High-Level Synthesis
Interconnect-Aware Scheduling and Resource Allocation for High-Level Synthesis Awni Itradat, Ph.D. Concordia University, 2009 A high-level architectural synthesis can be described as the process of transforming a behavioral description into a structural description. The scheduling, processor allocation, and register binding are the most important tasks in the high-level synthesis. In the past, ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
سال: 2019
ISSN: 0278-0070,1937-4151
DOI: 10.1109/tcad.2018.2834440